EPM7128STC100-15N

PLD, EEPROM, TQFP-100, MAX 7000 family, 3.3-V or 5.0-V operation

Rated 5 Rating 5 | reviews | Write a review

Price:: US $2.50~2.80 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $2.50~2.80

PartNumber:: EPM7128STC100-15N

Brand:: Altera Corporation - ALTR | Pack: TQFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Eima's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-04-11

From Other Seller

Part Number:EPM7128STC100-15N
US $2.50 - 2.80
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
IRFP260N

US $1.30 - 4.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7128STC100-15N is a high-density, high-performance PLD based on Alteras second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based EPM7128STC100-15N provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. It complies with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification.

Parametrics

Absolute maximum ratings:(1)VCC, Supply voltage With respect to ground: –2.0v min, 7.0 V max; (2)VI, DC input voltage With respect to ground: –2.0v min, 7.0 V max; (3)IOUT, DC output current, per pin: –25mA min, 25 mA max; (4)TSTG, Storage temperature: –65 to 150 ℃ at No bias ; (5)TAMB, Ambient temperature Under bias: –65 to135 ℃; (6)TJ, Junction temperature:150 ℃ max at Ceramic packages, under bias ; (7)TJ, Junction temperature:135 ℃ max at PQFP and RQFP packages, under bias 135 ℃.

Features

Features:(1)High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX architecture; (2)5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices: ISP circuitry compatible with IEEE Std. 1532; (3)Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices; (4)Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells; (5)Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2); (6)5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect); (7)PCI-compliant devices available.