ADSP-21160MKBZ-80

SHARC DSP Microcomputer, 12.5 ns, BGA400, 80 MHz

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.85~11.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.85~11.00

PartNumber:: ADSP-21160MKBZ-80

Brand:: Analog Devices - ADI | Pack: BGA | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Eima's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-04-11

From Other Seller

Part Number:ADSP-21160MKBZ-80
US $10.85 - 11.00
IRFP260N

US $1.30 - 4.20 / Piece
(0) Remove
SLA4060

US $0.80 - 1.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The ADSP-21160MKBZ-80 SHARC DSP is the first processor in a new family featuring Analog Devices Super Harvard Architecture. It introduces Single-Instruction, Multiple-Data (SIMD) processing. Fabricated in a state of the art, high speed, low power CMOS process, the ADSP-21160MKBZ-80 has a 12.5 ns instruction cycle time. With its SIMD computational hardware running at 80 MHz, the ADSP-21160MKBZ-80 can perform 480 million math operations per second.

Parametrics

Absolute maximum ratings: (1) internal (Core) supply voltage (VDDINT): –0.3 V to +3.0 V; (2) analog (PLL) supply voltage (AVDD): –0.3 V to +3.0 V;(3) external (I/O) supply voltage (VDDEXT): –0.3 V to +4.6 V;(4)input voltage: –0.5 V to VDDEXT+0.5 V; (5)output voltage Swing: –0.5 V to VDDEXT+0.5 V; (6)load capacitance: 200 pF; (7)storage temperature range: –65℃ to +150℃;(8)lead temperature (5 seconds): 85℃.

Features

Features: (1)80 MHz (12.5 ns) Core Instruction Rate; (2)Single-Cycle Instruction Execution, Including SIMD Operations in Both Computational Units; (3)480 MFLOPS Peak and 320 MFLOPS Sustained Performance (Based on FIR); (4)Dual Data Address Generators (DAGs) with Modulo and Bit-Reverse Addressing; (5)Zero-Overhead Looping and Single-Cycle Loop Setup, Providing Efficient Program Sequencing; (6)IEEE 1149.1 JTAG Standard Test Access Port and On-Chip Emulation; (7)400-Ball 27 × 27 mm Metric PBGA Package.